

(12) PATENT APPLICATION PUBLICATION

(19) INDIA

(22) Date of filing of Application : 28/12/2023

(21) Application No. 202341089257 A

(43) Publication Date : 12/01/2024

(54) Title of the invention : METHOD AND SYSTEM FOR PROVIDING QUANTUM COMPUTING ARCHITECTURE WITH ERROR CORRECTION MECHANISMS

(51) International classification : G06N0010000000, H04L0001000000, G06F0011100000, G06F0011070000, H03M0013350000
(86) International Application No : NA
Filing Date : NA
(87) International Publication No : NA
(61) Patent of Addition to Application Number : NA
Filing Date : NA
(62) Divisional to Application Number : NA
Filing Date : NA

(71) Name of Applicant :

1) RVR & JC COLLEGE OF ENGINEERING

Address of Applicant : RVR & JC COLLEGE OF ENGINEERING
CHANDRAMOULIPURAM, CHOWDAVARAM, GUNTUR PIN - 522
019 Guntur

Name of Applicant : NA

Address of Applicant : NA

(72) Name of Inventor :

1) Dr. A. Srinagesh

Address of Applicant : Professor COMPUTER SCIENCE AND
ENGINEERING RVR & JC COLLEGE OF ENGINEERING
CHANDRAMOULIPURAM, CHOWDAVARAM, GUNTUR PIN - 522
019 Guntur

2) E. Ramesh

Address of Applicant : Assistant Professor COMPUTER SCIENCE AND
ENGINEERING RVR & JC COLLEGE OF ENGINEERING
CHANDRAMOULIPURAM, CHOWDAVARAM, GUNTUR PIN - 522
019 Guntur

3) P. Siva Prasad

Address of Applicant : Assistant Professor COMPUTER SCIENCE AND
ENGINEERING RVR & JC COLLEGE OF ENGINEERING
CHANDRAMOULIPURAM, CHOWDAVARAM, GUNTUR PIN - 522
019 Guntur

4) M. Brahmaiah

Address of Applicant : Assistant Professor COMPUTER SCIENCE AND
ENGINEERING RVR & JC COLLEGE OF ENGINEERING
CHANDRAMOULIPURAM, CHOWDAVARAM, GUNTUR PIN - 522
019 Guntur

(57) Abstract :

METHOD AND SYSTEM FOR PROVIDING QUANTUM COMPUTING ARCHITECTURE WITH ERROR CORRECTION MECHANISMS
ABSTRACT The present invention discloses a method and system for providing a quantum computing architecture with error correction mechanisms. The method involves initiating a quantum computing process using qubits, implementing error detection mechanisms during the process, and identifying errors based on these mechanisms. Subsequently, error correction techniques are applied to mitigate the detected errors, resulting in the generation of a quantum computing result with enhanced accuracy. The error correction mechanisms include parity checks and syndrome measurements, while error correction techniques encompass the application of quantum error correction codes. The invention ensures real-time monitoring of quantum computations, adaptive error correction, and optimization to minimize computational overhead. By combining entanglement-based error detection and logical qubits, the system provides robust error correction for various quantum computing applications, promising advancements in the reliability and precision of quantum computations.

No. of Pages : 22 No. of Claims : 10

पेटेंट कार्यालय
शासकीय जर्नल

OFFICIAL JOURNAL
OF
THE PATENT OFFICE

निर्गमन सं. 02/2024
ISSUE NO. 02/2024

शुक्रवार
FRIDAY

दिनांक: 12/01/2024
DATE: 12/01/2024

पेटेंट कार्यालय का एक प्रकाशन
PUBLICATION OF THE PATENT OFFICE