

(54) Title of the invention : A NOVEL METHOD AND SYSTEM FOR DESIGNING VLSI CIRCUITRY TO OPTIMIZE THE INTEGRATED CIRCUIT OPERATION

<p>(51) International classification</p> <p>(31) Priority Document No</p> <p>(32) Priority Date</p> <p>(33) Name of priority country</p> <p>(86) International Application No Filing Date</p> <p>(87) International Publication No</p> <p>(61) Patent of Addition to Application Number: Filing Date</p> <p>(62) Divisional to Application Number Filing Date</p>	<p>:G06F0030394000, G06F0030392000, H01S0005100000, H01S0005020000, H01L0023000000</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p>	<p>(71)Name of Applicant :</p> <p>1)Dr.P.Ashok Babu Address of Applicant :Professor and Head, Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, Telangana, India. Pin Code:500043 Telangana India</p> <p>2)Dr.T.Muthumanickam</p> <p>3)Dr.Suresh Kumar Pittala</p> <p>4)Mr.Gaddam Sunil Kumar</p> <p>5)Dr.Sudip Mandal</p> <p>6)Mr.Tarun Jaiswal</p> <p>7)Mr.G.Ravi</p> <p>8)Dr D.Thirumal Reddy</p> <p>9)Mr.Pijush Dutta</p> <p>10)Mr.Shaik Karimullah</p> <p>(72)Name of Inventor :</p> <p>1)Dr.P.Ashok Babu</p> <p>2)Dr.T.Muthumanickam</p> <p>3)Dr.Suresh Kumar Pittala</p> <p>4)Mr.Gaddam Sunil Kumar</p> <p>5)Dr.Sudip Mandal</p> <p>6)Mr.Tarun Jaiswal</p> <p>7)Mr.G.Ravi</p> <p>8)Dr D.Thirumal Reddy</p> <p>9)Mr.Pijush Dutta</p> <p>10)Mr.Shaik Karimullah</p>
---	---	---

(57) Abstract :

ABSTRACT A NOVEL METHOD & SYSTEM FOR DESIGNING VLSI CIRCUITRY TO OPTIMIZE THE INTEGRATED CIRCUIT OPERATION [031] The present invention discloses a system for designing VLSI circuitry. The system includes, but not limited to a top semiconductor layer constructed with a material with a higher resistivity and a higher transparency properties; a routing area having a plurality of component tiles positioned thereon; a means configured for reconfiguring the component tiles, enabling the design into a maximal component tiles and a maximal space tiles; and a processor for providing the instructions while designing and constructing the top semiconductor layer, the routing area, the component tiles and maximal space tiles. Accompanied Drawing [FIGS. 1 & 2]

No. of Pages : 21 No. of Claims : 7