

(54) Title of the invention : A SYSTEM HAVING SYNCHRONOUS SIGNALING FOR INTERFACING VLSI CIRCUITS

<p>(51) International classification</p> <p>(31) Priority Document No</p> <p>(32) Priority Date</p> <p>(33) Name of priority country</p> <p>(86) International Application No Filing Date</p> <p>(87) International Publication No</p> <p>(61) Patent of Addition to Application Number Filing Date</p> <p>(62) Divisional to Application Number Filing Date</p>	<p>:G11C0007100000, G11C0007220000, G06F0013376000, G11C0011407600, G11C0008000000</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p> <p>:NA</p>	<p>(71)Name of Applicant :</p> <p><b>1)Dr.Rupali Singh</b> Address of Applicant :Assistant Professor, Department of Electronics and Communication Engineering, SRM Institute of Science &amp; Technology, Delhi-NCR Campus, Modinagar, Ghaziabad, Uttar Pradesh, India. Pin Code:201204 Uttar Pradesh India</p> <p><b>2)Dr.Suresh Kumar Pittala</b></p> <p><b>3)Dr.P.Muthu</b></p> <p><b>4)Dr.S.Latha</b></p> <p><b>5)Dr.K.B.S.D Sarma</b></p> <p><b>6)Mr.Tanikonda Kishore Kumar</b></p> <p><b>7)Dr.Sushma Jaiswal</b></p> <p><b>8)Mr.Tarun Jaiswal</b></p> <p><b>9)Mr.Syed Javeed Basha</b></p> <p><b>10)Mr.N.Naveen Sagar</b></p> <p>(72)Name of Inventor :</p> <p><b>1)Dr.Rupali Singh</b></p> <p><b>2)Dr.Suresh Kumar Pittala</b></p> <p><b>3)Dr.P.Muthu</b></p> <p><b>4)Dr.S.Latha</b></p> <p><b>5)Dr.K.B.S.D Sarma</b></p> <p><b>6)Mr.Tanikonda Kishore Kumar</b></p> <p><b>7)Dr.Sushma Jaiswal</b></p> <p><b>8)Mr.Tarun Jaiswal</b></p> <p><b>9)Mr.Syed Javeed Basha</b></p> <p><b>10)Mr.N.Naveen Sagar</b></p>
--	---	---

(57) Abstract :

The present invention discloses a system having synchronous signaling for interfacing VLSI circuits. The system includes, but not limited to, a synchronous memory device connected to a clock receiver circuitry to receive external clock signals from an external bus for a VLSI circuit; a clock producing circuitry communicatively coupled to the clock receiver circuitry, for producing an internal clock signal having a clock edge which is synchronized with the external clock signal and generates another internal clock signal having a clock edge which is synchronized with the other external clock signal and providing a VLSI interface. Further, the synchronous memory device is having a plurality of sense amplifiers for data latching from a one memory cell location to the other memory cell location in response to a read request from the VLSI interface.

No. of Pages : 22 No. of Claims : 9